Abstract-In this paper we will describe a method to determine how to ramp the current linearly inside a silicon chip with respect to every clock period, till it reaches its saturation current. We have assumed a set of transistors switching continuously at a very small time interval κ to have a small saturation current in a time frame much less than one clock period. We continued this process on every clock period with an assumption that more saturation current is drawn by a having more transistors switching during the second clock cycle. This process continues for N number of times for the system to reach the maximum saturation current. We have generated the final current ramp linear in time.
I. INTRODUCTION
If a chip draws high Current (100amps) in a short interval of time, that can cause malfunction of a given chip [1, 2] . This is due to the fact that as one ramps the current the power supply voltage drops due to the line inductance of the power supply connecting to the device and that reduces the performance of the chip and sometimes a total failure of the chip. There are articles written by various authors from IBM [3] and Intel [4] to understand and define all the components of the Power Delivery Network (PDN) which causes this failure. In [5] IBM describe the DC current drawn by the device which includes leakage current, CMOS short Circuit current and logic current, but it does not describes the time the system takes to ramp those currents. It does not describe the magnitude of any of their simulation and experimental results, which includes power supply noise and the values of the Impedance of the Power Delivery Network (PDN). There exists, only two papers [6, 7] in which authors (Bhattacharyya et.al) were attempted to understand the current drawn by the device as a function of time.
In [6] authors used the simulated/measured impedance profile and measured voltage close to the device, while the chip was performing a given task, to determine the current using the Fast Fourier Transform.
In [7] , authors used two separate packages, with two different PDN, to understand the impact of AC noise while using the same chip at same power supply and at same operating frequency, and thereby got information of some kind of averaging techniques which shows that impact of AC noise is not same as DC voltage shift. What it means following. If the AC voltage drops, let us say by 200mV, the effective frequency reduction will be equivalent to some DC voltage shift ΔV which is much less than 200mV. Thus the DC equivalent of an AC noise is much greater than an AC noise of same magnitude.
Given above understand it looks like in today's chip design methodology, chip can pump about 1Amp current per clock period, for high performance silicon chips or CPU, to have an effective AC noise less than 10-12% ( or120 mV for 1Volt supply) of the power supply voltage. The maximum saturation current in this case we will be studying is about 100Amp at 3GHz operating frequency. In this paper we have attempted to generate a linear current ramp. This current increases in every clock period (T), till one reaches the saturation current I CC . This method will assure that noise will be in the range of 10-12% of the power supply voltage. The most important understanding that will reveal from this paper is how to structures or arrange all the transistors inside the silicon chip to make a linear current growth.
II. THEORETICAL UNDERSTANDING
In Fig.1 we show the basic circuit of the power delivery network where R D C D is the die resistance and die decoupling capacitance. L P , R P are the package inductance and package resistance. The package inductance & resistance includes the inductance and resistance of package interconnect like package vias, package traces, Plated Through Hole (PTH) vias and package backside decoupling capacitors from C4 joints of the chip up to the package backside decoupling capacitors. In [8] one describes the package design guidelines for BT (Bismaleimide Triazine resin reinforced with glass fiber) core packages. The same company also has design guidelines for coreless packages. Fig.1 does not include the package pins, since there are backside package decoupling capacitances before the package pins. I(t) is the current drawn by the device which is also shown in Fig.1 . The voltage at the node of die decoupling capacitance is V K and the corresponding noise is (V k -V 0 ). The current through the package is represented by I P , which is different from I(t) initially, when the system starts switching. Sometime we call it "current supplied by the battery". The expression for the ground noise generated due to the current drawn by the device, I(t), can be given by the following equation (1) .
I(t)
For given silicon process the minimum gate delay (or process speed τ) can be determined experimentally by building ring oscillator inside the chip. This can be done at various voltages and temperature. In [9] it is shown that for 65nm process the minimum gate delay/propagation delay (τ) is approximately 83psec. Thus when a chip operates with clock, having period T>τ, then there are possibilities of gates open at every τ (83 psec) interval. As the silicon process gets faster this value of τ reduces. The actual value of τ depends on the threshold voltage of the silicon process. The corresponding time constant λ of the switching CMOS devices can be written by the following equation.
In Fig.2 we show schematics diagrams of various gates which are switching at every time interval, T, which is a clock period. Between time 0<t<T a set of transistors (Set-0) are switching constantly at a very small time intervals (κ<<λ) to reach a saturation current I 0 . κ is in the range of psec, less than 20% of the value of λ. κ arises due to clock jitters and some small timing difference due to the interconnects inside the chip. Each black dark circles is a switching transistors between 0<t<T. Normally when a transistor switches the current decays with the process time constant λ, from highest current to zero current, as shown below in (1b).
Where, I ε is the small current drawn by a set of transistors switching at the same time, which is decaying with the process time constant λ.
Thus, when many of such transistors switch at different time, the current add up to form a maximum saturation current. The Set-0 has I 0 saturation current. This, Set-0, continues to switch in order to sustain the constant saturation current, like a ring oscillators. What it means is following. Each transistors pumping current, I CMOS has to switch at an every time interval of κ, forever, as long as clock is active. Right after Set-0, after time t>T, Set-1 gates opens with more transistors switching between T<t<2T. This Set-1 also reaches the saturation current I 0 . This process continues up to Set-N to arrive at the saturation current, I CC ≈ NI 0 . The expression for final saturation current I CC is shown in (2). The equation (2) will have a small error due to the fact that, when the first transistors switches at time t=0 there is an instantaneous current (I ε ) that is not added in the expression as shown in (2) . It is also important to mention above is a complex statistical process where each I ε and κ are random variables with time for every range of clock period T (n-1) <t < nT, with n=0, 1, 2 …N. In future we are planning to develop that statistical process which may lead to the statistical current profile.
When, the system reaches the saturation current, I CC then a certain number of transistors (M) (or may be a fixed number of capacitors generated by the switching CMOS gates) switches continuously with clock period (T), in order to sustain constant I CC (2) . There may be some fluctuations on that saturation current but we have not considered in this paper. It is important to mention that the value of Icc in (2) for a given "n" represents the current value I(t) at time t= nT (n=0,1,2…N ). Thus if one sums only first three terms in (2) that corresponds to the current value at time 2T. In the derivation of the above equations we used each set in Fig. 2 , starts switching at time interval T.
t=0
t=T t=NT In our model we have assumed λ is very small compare to T and thus one can approximate, current vs. time as a linear function. This is shown in (3). It is interesting to mention that (3a) does not depend on N, the number of switching blocks. For,
Where t=0, T, 2T, NT. In order to estimate the value of I 0 for (2), we assumed that initially the first block in Fig. 2 cannot generate more than the accepted noise value. In our case we assumed the initial noise due to the Set-0 cannot be more than 25mVolt, which is much less than 125mVolt assumed maximum acceptable noise during any time when system is ramping towards the highest value of I CC . It can be shown that if a current ramps much faster than the time period of the power delivery network (PDN) then the noise can be approximated by the following equation:
Above equation is used to determine the initial value of I 0 the saturation current for Set-0. For 25mV noise the value of I 0 is approximately 1Amp when we use the values of L P and C D 24X10 -12 H and 35X10 -9 F respectively, as shown in Table-I also. The final magnitude of the power supply noise depends on (3). After we estimate the value of I 0 from (4) we determine the value of I ε (1b) which will sum up to I 0 =1Amp saturation current for Set-0 or any Set. From [9] for 65nm process we have around 120psec time constant (λ) for any switching gates. Thus we assumed that there are many gates will open at an interval of 24psec (κ=20% of time constant λ) each discharging from peak current I ε .
If one reduces the value of κ then the value of I 0 will increase. Fig 3 we show how the Set-0 CMOS gates are discharging. Each of these gates is discharging from the peak current of 0.18Amp, which is the value of I ε This amount of current initially can generate about 5mVolt noise from (4) . Since these decay with time constants are much faster than the fundamental frequency of the Power Delivery Network, which is about 6nsec in our case. This fundamental frequency is due to the die decoupling capacitance and package Inductance. The parameters used are shown in Table- When we sum all the currents from Fig. 3 we get an exponential current ramp which is shown in Fig. 4 . This final maximum current value for this case is 1Amp, for Set-0. This current profile can generate maximum noise close to 25mVolt noise, from (4). It is worth mentioning that Fig. 4 shows system reached 1Amp current at time close to one clock period. Thus when the Set-1, in Fig. 2 starts working then the current from Set-0 will have very little contribution to the total current drawn by the Set-1 transistors during the following time interval T<t<2T. But in reality this correction can be made but in this paper we did not performed that correction, since we are interested on the methodology to understand the total device current ramp as a function of time. In Fig. 5 we determine the time constant of the curve in Fig. 4 which is the sum of all the decaying currents from Fig.3 . It is interesting to note that the time constant of Fig.  4 is same as the decay time constants of Fig. 3 . The Residual Sum Square for the data fit is close to 0.999. Thus the time constant of the rising current in Fig. 4 is also λ, which is in our case is 120psec. In Fig. 6 we show the current drawn by the device and also supplied by the battery as a function of time. Battery current is oscillating due to PDN resonance frequency in the range of 175MHz [1, 2] . In order to calculate noise we use (1), (2) and Fig. 1 . Fig. 7 shows the maximum noise generated by this linear current, drawn by the device for a system having package inductance 24pH and die decoupling capacitance about 35nF. This noise is simulated to be about 125mV. This noise reduces if one increases the value of R D . For simplicity we have assumed the package This figure shows the current drawn by the device and also the current supplied by the battery. The current through the battery is oscillating due to PDN have a fundamental frequency in the range of 175MHz resistance is negligible. If resistance is added then the curve in Fig. 7 , will reflect the DC voltage drop. It may be worth mentioning that this curve saturates at about 72mV. This is due to that fact that we are ramping current linearly through the battery and that causes a constant LdI P /dt noise across package inductor. 
III. RESULTS AND DATA ANALYSIS

IV. DISCUSSSION ON THE RESULT
In this section we will discuss our findings. Generally for organic packages, which has BT core [8] has thickness in the range of 750µm-1000µm and such packages can have an effective inductance in the range of 24pH, that is due to the fact that majority of the inductance comes from the Plated Through Hole (PTH) vias and the inductance from the package decoupling capacitance, which is not shown in the Fig.1 but is a part of L P . This number, 24pH, is pretty much fixed for a die size in the range of 500milX500mil or less by few percent for BT core packages. For new package technology, coreless packages, this could be much less than 24pH. Also at present estimated die decoupling capacitance is in the range of 35nF and that can be found from various package impedance profile measurements which indicates the package resonance frequency is in the range of 150-200MHz for these organic packages having about 24pH inductance. Thus if one measure 125mV noise at the die, while the maximum current through the chip is 100Amp, then the question will be what is the realistic rise time of such current to get to 125mVolt noise. If that current ramp in a very short time, compare to the time period of PDN then (4) will yield the value of noise about 2.5Volt which is an unrealistic number. In reality part works and the noise magnitude is about 125mV or less than threshold voltage of the process. Thus the actual rise time of the current is much slowly. In this paper we have shown that system rises to 100amp in 3.35X10 -8 Sec which is about 100clock cycle for 3GHz clock. Thus realistically in today's technology we are capable of pumping about 1Amp per clock cycle for organic packages which has core thickness in the range of 1000-750µm and die size less than 500milX500mil.
V. CONCLUSION
In this paper we have describe how to generate a linear current ramp in the device to have a realistic noise generated by the device. We have shown also that for a given set ( fig.2 ) the rise time of the current ramp is same as the time constant of the process. The current through CMOS gates decays with the silicon process time constant (λ), but it is interesting that while one constructs a rising current out of these decaying current, the time constant of the rising current is same as the process time constant (λ). We have also shown that today we are capable of drawing only about 1 Amp every 333pses time(3GHz Clock). Going to coreless organic packages the current drawn can be made larger by a factor of 5 for ever 333psec, keeping all other package technology same, like package decoupling capacitors, die decoupling capacitors. The coreless package will eliminate the plated through hole vias which has length in the range of 1000µm-750µm.
